Self-Timed Reconfigurable Hardware Adam Megacz



signal frequency is too high to sample at the I/Opads, or even to easily divide down to lower frequencies.



By including a one-cell buffer loop, we can reduce 4 Dividers the oscillation to a 3 Dividers manageable frequency. 2 Dividers

Inserting frequency dividers yields a signal that can be cleanly sampled at the I/O pad.



Additional delay loops and 3. repeated measurements are used to confirm the accuracy of previous measurements

Atmel's FPGAs are the only commercial devices with a public bitstream format. This is essential for implementing exotic circuits and dynamic, online tools.

This device also includes two other unique features: fine-grained partial reconfiguration and a cell-local combinational feedback line





6.

This graph shows the number of wavefronts passing a fixed point on the ring (per second) as a function of the percent occupancy of the ring (how many wavefronts it holds)

The green and red wires shown in the diagram are routed along different channels, each having a different delay. This asymmetry can be observed in the graph; reversing the assignment of inputs-to-wires causes the graph to reverse.

The velocity of wavefronts in the ring is greatest when the ring occupancy is lowest (one wavefront). At this occupancy, the wavefront moves around the ring at a rate of **540Mcells/sec** on Atmel's **350nm FPGA**.







